PATENT ABSTRACTS OF JAPAN

(11)Publication number : **11-251902**
(43)Date of publication of application : **17.09.1999**

(51)Int.CI. **H03L 7/093**

(21)Application number : **10-047934**
(22)Date of filing : **27.02.1998**

(71)Applicant : **NEC YAMAGATA LTD**
(72)Inventor : **ICHIMURA ATSUHIKO**

(54) PLL CIRCUIT



(57)Abstract:
PROBLEM TO BE SOLVED: To provide a PLL circuit capable of improving a carrier noise ratio by providing a charge pump current correction circuit for correcting a charge pump current so as to suppress the change of a damping factor for each set frequency of input signals based on the control voltage Vc of a voltage controlled oscillator in a normal state where the PLL circuit is locked.
SOLUTION: A charge pump circuit 40 outputs the charge pump current Icp based on phase error signals PDU/PDD and the charge pump current correction circuit 9 suppresses the fluctuation of a loop gain and reduces carrier noise due to the fluctuation of the loop gain by correcting the charge pump current Icp through an output current Icpc based on the VCO control voltage Vc and variably outputting it to a low-pass filter 5.

LEGAL STATUS

[Date of request for examination]	27.02.1998
[Date of sending the examiner's decision of rejection]	22.05.2001
[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]	
[Date of final disposal for application]	
[Patent number]	
[Date of registration]	
[Number of appeal against examiner's decision of rejection]	
[Date of requesting appeal against examiner's decision of rejection]	
[Date of extinction of right]	